# **SPECIFICATION**

SPEC. No. C-LowT-a

D A T E : 2013 Sep.

То

# **Non-Controlled Copy**

CUSTOMER'S PRODUCT NAME TDK PRODUCT NAME

MULTILAYER CERAMIC CHIP CAPACITORS

CGB Series / Commercial Grade

Low Profile

Please return this specification to TDK representatives.

If orders are placed without returned specification, please allow us to judge that specification is accepted by your side.

# RECEIPT CONFIRMATION

DATE: YEAR MONTH DAY

TDK Corporation Sales Electronic Components Sales & Marketing Group TDK-EPC Corporation
Engineering

Ceramic Capacitors Business Group

APPROVED	Person in charge

APPROVED	CHECKED	Person in charge

### 1. SCOPE

This specification is applicable to chip type multilayer ceramic capacitors with a priority over the other relevant specifications.

Production places defined in this specification shall be TDK-EPC Corporation Japan,

TDK (Suzhou) Co., Ltd and TDK Components U.S.A. Inc.

### **EXPLANATORY NOTE:**

This specification warrants the quality of the ceramic chip capacitors. The chips should be evaluated or confirmed a state of mounted on your product.


If the use of the chips goes beyond the bounds of the specification, we can not afford to guarantee.

### 2. CODE CONSTRUCTION

(Example)

Catalog Number : CGB2 <u>105</u> <u>B</u> (10) <u>3</u> (3) <u>A</u> (2) (5) (6) (Web) Item Description: CGB2 <u>X5R</u> 105  $(\overline{11})$ (5) (12)

(1) Type



Please refer to product list for the dimension of each product.

(2) Thickness

Symbol	Thickness	
А	0.33 mm max.	
В	0.55 mm max.	
С	0.65 mm max.	
T	0.22 mm max.	

(3) Life Test Voltage Condition (Max. operating Temp./1000h)

Symbol	Condition	
1	1 x Rated voltage	
2	2 x Rated voltage	
3	1.5 x Rated voltage	



(4) Temperature Characteristics (Details are shown in table 1 No.6 at page 4)

(5) Rated Voltage

Symbol	Rated Voltage	
1 E	DC 25 V	
1 C	DC 16 V	
1 A	DC 10 V	
0 J	DC 6.3 V	
0 G	DC 4 V	

(6) Rated Capacitance

Stated in three digits and in units of pico farads (pF).

The first and Second digits identify the first and second significant figures of the capacitance, the third digit identifies the multiplier.

R is designated for a decimal point.

Example 105  $\rightarrow$  1,000,000pF (1µF)

(7) Capacitance tolerance

Symbol	Tolerance
K	± 10 %
М	± 20 %

- (8) Thickness code (Only Catalog Number)
- (9) Package code (Only Catalog Number)
- (10) Special code (Only Catalog Number)
- (11) Packaging (Only Item Description)

Symbol	Packaging
В	Bulk
T	Taping

(Bulk is not applicable for CGB2 type)

(12) Internal code (Only Item Description)

### 3. RATED CAPACITANCE AND CAPACITANCE TOLERANCE

## 3.1 Standard combination of rated capacitance and tolerances

Temperature Characteristics	Capacitance tolerance	Rated capacitance
J B X5R X6S X7R X7S	K (± 10 %) M (± 20 %)	E – 6 series

## 3.2 Capacitance Step in E series

E series	Capacitance Step					
E- 6	1.0	1.5	2.2	3.3	4.7	6.8

## 4. OPERATING TEMPERATURE RANGE

T.C.	Min. operating Temperature	Max. operating Temperature	Reference Temperature
JB	-25°C	85°C	20°C
X5R	-55°C	85°C	25°C
X6S	-55°C	105°C	25°C
X7R/X7S	-55°C	125°C	25°C

# 5. STORING CONDITION AND TERM

5 to 40°C at 20 to 70%RH

6 months Max.

## 6. INDUSTRIAL WASTE DISPOSAL

Dispose this product as industrial waste in accordance with the Industrial Waste Law.



# 7. PERFORMANCE

table 1

		lable i	
No.	Item	Performance	Test or inspection method
1	External Appearance	No defects which may affect Inspect with magnifying glass (3×) performance.	
2	Insulation Resistance	10,000MΩ or 500MΩ·μF min. (As for the capacitors of rated voltage 16,10,6.3 and 4V DC, 10,000 MΩ or 100MΩ·μF min.,) whichever smaller.	Apply rated voltage for 60s.
3	Voltage Proof	Withstand test voltage without insulation breakdown or other damage.	2.5 times of rated voltage Above DC voltage shall be applied for 1 to 5s. Charge / discharge current shall not exceed 50mA.
4	Capacitance	Within the specified tolerance.	Rated Measuring Measuring
			Voltage frequency voltage
			1E,1C,1A 1kHz±10% 1.0±0.2Vrms.
			0J, 0G 1kHz±10% 0.5±0.2Vrms. 1.0±0.2Vrms.
			For information which product has which
			measuring voltage, please contact with our
			sales representative.
5	Dissipation Factor	T.C. D.F.	See No.4 in this table for measuring
		J B X5R X6S X7R X7R X7S 0.10 max. 0.075 max. 0.05 max.	For information which product has which Dissipation Factor, please contact with our sales representative.
6	Temperature	Capacitance Change (%)	Capacitance shall be measured by the
$M_{\perp}$	Characteristics of Capacitance	No voltage applied	steps shown in the following table after thermal equilibrium is obtained for each
	от Сараспапсе	J B : ± 10	step.
		X5R	ΔC be calculated ref. STEP3 reading
		X7R : ± 15	Step Temperature(°C)
		X6S : ± 22	1 Reference temp.±2
		X7S . ± 22	2 Min. operating temp±2
			3 Reference temp.±2
			4 Max. operating temp±2

(COI	ntinued)		
No.	Item	Performance	Test or inspection method
7	Robustness of Terminations	No sign of termination coming off, breakage of ceramic, or other abnormal signs.	Reflow solder the capacitors on a P.C.Board shown in Appendix 1 and apply a pushing force of 5N(CGB3,CGB4 type) 2N(CGB2 type) for 10±1s.  Pushing force  Capacitor  P.C.Board
8	Bending	No mechanical damage.	Reflow solder the capacitors on a P.C.Board shown in Appendix 2a or Appendix 2b and bend it for 1mm.
9	Solderability	New solder to cover over 75% of termination. 25% may have pin holes or rough spots but not concentrated in one spot. Ceramic surface of A sections	Completely soak both terminations in solder at 235±5°C for 2±0.5s.  Solder: H63A (JIS Z 3282)  Flux: Isopropyl alcohol (JIS K 8839)
N		shall not be exposed due to melting or shifting of termination material.  A section	Rosin(JIS K 5902) 25% solid solution.

No.	. Item		Performance			Test or inspection method		
10	Resistance to solder heat	External appearance	No cracks are a terminations shall least 60% with a	all be covered at	solder	Completely soak both terminations in solder at 260±5°C for 5±1s.		
	neat	Capacitance	Characteristics	Change from the value before test	Т	Preheating condition Temp.: 150±10°C Time: 1 to 2min.		
			J B X5R X6S X7R X7S	± 7.5 %	Flux: Isopropyl alcohol (JIS K 8839) Rosin (JIS K 5902) 25% solid solution. Solder: H63A (JIS Z 3282)		•	
		D.F.	Meet the initial s	spec.		the capacitors in ambie	ent	
		Insulation Resistance	Meet the initial	•	condit	ion for 24 ± 2h before urement.		
		Voltage proof	No insulation br damage.	eakdown or other				
11	Vibration	External appearance	No mechanical	damage.				
		Capacitance	Characteristics  J B X5R X6S X7R X7S	Change from the value before test				
		D.F.	Meet the initial	spec.				
12	Temperature cycle	External appearance	No mechanical	damage.	Reflow solder the capacitors on a P.C.Board shown in Appendix 1 before			
		Capacitance	Characteristics  J B  X5R  X6S  X7R  X7S  * Applied for some	Change from the value before test  ± 7.5 %  ± 10 %  ± 12.5 %	Expos step1 conse Leave condit	testing.  Expose the capacitors in the conditistep1 through step 4 and repeat 5 to consecutively.  Leave the capacitors in ambient condition for 24 ± 2h before measurement.		
		D.F.	Meet the initial	-	Step	Temperature(°C)	Time(min.)	
					1	Min. operating temp.±3	30 ± 3	
		Insulation Resistance	Meet the initial s	spec.	2	Reference Temp.	2 - 5	
			No insulation br	eakdown or other	3	Max. operating temp±2	30 ± 2	
		Voltage proof	damage.	cardown or other	4	Reference Temp.	2 - 5	





No.	Ito	em	Perfo	rmance	Test or inspection method
13	Moisture Resistance (Steady	External appearance	No mechanical of	damage.	Reflow solder the capacitors on a P.C.Board shown in Appendix 1 before testing.
	State)	Capacitance	Characteristics  J B  X5R  X6S  X7R  X7S  * Applied for some	Change from the value before test  ± 10 %  ± 12.5 %  ± 25 %	Leave at temperature 40±2°C, 90 to 95%RH for 500 +24,0h.  Leave the capacitors in ambient condition for 24 ± 2h before measurement.
		D. F. Insulation Resistance	200% of initial s $1,000$ MΩ or 50N (As for the capa voltage 16,10,6. $1,000$ MΩ or 10I whichever small	MΩ·μF min. citors of rated 3 and 4V DC, MΩ·μF min.,)	
14	Moisture Resistance	External appearance Capacitance	No mechanical of	damage.	Reflow solder the capacitors on a P.C.Board shown in Appendix 1 before testing.
1		D. F. Insulation Resistance	Characteristics  J B X5R X6S X7R X7S  * Applied for some 200% of initial s  500M $\Omega$ or 25M $\Omega$ (As for the capa voltage 16,10,6.500 M $\Omega$ or 5M $\Omega$ whichever small	pec. max  2·µF min. citors of rated 3 and 4V DC, ·µF min.,)	Apply the rated voltage at temperature 40 ± 2°C and 90 to 95%RH for 500 +24,0h.  Charge/discharge current shall not exceed 50mA.  Voltage conditioning  Voltage treat the capacitors under testing temperature and voltage for 1 hour.  Leave the capacitors in ambient condition for 24 ± 2h before measurement.  Use this measurement for initial value.

No.	<del> </del>		Perfo	rmance	Test or inspection method
15	Life	External appearance	No mechanical o	lamage.	Reflow solder the capacitors on a P.C.Board shown in Appendix 1
		Capacitance	Characteristics  J B  X5R	Change from the value before test ± 12.5 %	before testing.  Below the voltage shall be applied at Max. operating temp ± 2°C for 1,000 +48, 0h.  Applied voltage
			X6S X7R X7S	± 15 % ± 25 %	Rated voltage × 2
			* Applied for some parts.		Rated voltage × 1.5
	D. F.		200% of initial spec. max		Rated voltage × 1
		Insulation Resistance	1,000MΩ or 50M (As for the capacy voltage 16,10,6.3 1,000 MΩ or 10M whichever smaller	citors of rated 3 and 4V DC, MΩ·μF min.,)	For information which product has which applied voltage, please contact with our sales representative.  Charge/discharge current shall not exceed 50mA.  Voltage conditioning  Voltage treat the capacitors under testing temperature and voltage for 1 hour.  Leave the capacitors in ambient condition for 24 ± 2h before measurement.  Use this measurement for initial value.

<sup>\*</sup>As for the initial measurement of capacitors on number 8,12,13,14 and 15, leave capacitors at 150 -10,0°C for 1 hour and measure the value after leaving capacitors for 24 ± 2h in ambient condition.

# Appendix - 1 P.C. Board for reliability test Solder resist Copper (Unit : mm)





Material: Glass Epoxy (As per JIS C6484 GE4)

P.C. Board thickness : Appendix-2a 0.8mm
Appendix-1, 2b 1.6mm


Copper ( thickness 0.035mm )

Solder resist

TDK (EIA style)	Dimensions (mm)			
TDR (EIA Style)	а	b	С	
CGB2 (CC0402)	0.4	1.5	0.5	
CGB3 (CC0603)	1.0	3.0	1.2	
CGB4 (CC0805)	1.2	4.0	1.65	



# 8. INSIDE STRUCTURE AND MATERIAL



No.	NAME	MATERIAL					
1	Dielectric	BaTiO <sub>3</sub>					
2	Electrode	Nickel (Ni)					
3		Copper (Cu)					
4	Termination	Nickel (Ni)					
5		Tin (Sn)					

# 9. SOLDERING CONDITION

As for CGB2 type, reflow soldering only.




# 12. Caution


12.	Caution							
No.	Process	Condition						
1	Operating Condition (Storage, Transportation)	<ol> <li>1-1. Storage</li> <li>The capacitors must be stored in an ambient temperature of 5 to 40°C with a relative humidity of 20 to 70%RH. The products should be used within 6 months upon receipt.</li> <li>The capacitors must be operated and stored in an environment free of dew condensation and these gases such as Hydrogen Sulphide, Hydrogen Sulphate, Chlorine, Ammonia and sulfur.</li> <li>Avoid storing in sun light and falling of dew.</li> <li>Do not use capacitors under high humidity and high and low atmospheric pressure which may affect capacitors reliability.</li> <li>Capacitors should be tested for the solderability when they are stored for long time.</li> <li>Handling in transportation         <ul> <li>In case of the transportation of the capacitors, the performance of the capacitors may be deteriorated depending on the transportation condition. (Refer to JEITA RCR-2335B 9.2 Handling in transportation)</li> </ul> </li> </ol>						
2	Circuit design	2-1. Operating temperature Operating temperature should be followed strictly within this specification, especially be careful with maximum temperature.  1) Do not use capacitors above the maximum allowable operating temperature.  2) Surface temperature including self heating should be below maximum operating temperature.  (Due to dielectric loss, capacitors will heat itself when AC is applied. Especially at high frequencies around its SRF, the heat might be so extreme that it may damage itself or the product mounted on. Please design the circuit so that the maximum temperature of the capacitors including the self heating to be below the maximum allowable operating temperature. Temperature rise at capacitor surface shall be below 20°C)  The electrical characteristics of the capacitors will vary depending on the temperature. The capacitors should be selected and designed in taking the temperature into consideration.  2-2. Operating voltage  1) Operating voltage across the terminals should be below the rated voltage.  When AC and DC are super imposed, V <sub>0-P</sub> must be below the rated voltage.  — (1) and (2)  AC or pulse with overshooting, V <sub>P-P</sub> must be below the rated voltage.  — (3), (4) and (5)  When the voltage is started to apply to the circuit or it is stopped applying, the irregular voltage may be generated for a transit period because of resonance or switching. Be sure to use the capacitors within rated voltage containing these Irregular voltage.						
		Voltage (1) DC voltage (2) DC+AC voltage (3) AC voltage  Positional Measurement (Rated voltage)  Voltage (4) Pulse voltage (A) (5) Pulse voltage (B)  Positional Measurement (Rated voltage)						

No.	Process			Condition					
2	Circuit design  Caution	Even below the rated voltage, if repetitive high frequency AC or pulse is applied, the reliability of the capacitors may be reduced.							
	7:1 Cadion		rs should be sele		on applied DC ar ned in taking the v				
		2-3. Frequency When the capacitors (Class 2) are used in AC and/or pulse voltages, the capacitors may vibrate themselves and generate audible sound.							
3	Designing	The amount of solder at the terminations has a direct effect on the reliability of the							
	P.C.board  capacitors.  1) The greater the amount of solder, the higher the stress on the chip ca and the more likely that it will break. When designing a P.C.board, det shape and size of the solder lands to have proper amount of solder or terminations.								
		Avoid using common solder land for multiple terminations and provide individual solder land for each terminations.							
		3) Size and rec	ommended land	dimensions.					
		Chip capacitors Solder land							
		Solder resist							
			<u>B</u> ←	A					
		Flow solde		·	nm)				
		Symbol Type	CGB3 (CC0603)	CGB4 (CC0805	5)				
		A	0.7 - 1.0	1.0 - 1.3	1				
		В	0.8 - 1.0	1.0 - 1.2					
		С	0.6 - 0.8	0.8 - 1.1					
		Reflow solo	Herina		(mm)				
		Type	CGB2	CGB3	CGB4				
A,		Symbol	(CC0402)	(CC0603)	(CC0805)				
		A	0.3 - 0.5	0.6 - 0.8	0.9 - 1.2				
		B 	0.35 - 0.45 0.4 - 0.6	0.6 - 0.8	0.7 - 0.9 0.9 - 1.2				
			0.4 0.0	0.0 0.0	0.0 1.2				

No.	Process			Condition			
3	Designing P.C.board	4)	Recommended	d chip capacitors layout is as following.			
				Disadvantage against bending stress	Advantage against bending stress		
			Mounting face	Perforation or slit	Perforation or slit		
				Break P.C.board with mounted side up.	Break P.C.board with mounted side down.		
				Mount perpendicularly to perforation or slit	Mount in parallel with perforation or slit		
			Chip arrangement (Direction)	Perforation or slit	Perforation or slit		
			+(	Closer to slit is higher stress	Away from slit is less stress		
N	M		Distance from slit	$\begin{pmatrix} l_1 \\ l_2 \end{pmatrix}$	$\begin{array}{c c} & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & \\ & & & \\ & \\ & & \\ & & \\ & & \\ & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ &$		



No.	Process		Condition					
4	Mounting		ounting head lead is adjusted too low, it may in- ult in cracking. Please take followir	•				
		Adjust the bottom dead center of the mounting head to reach on the P.C. surface and not press it.						
		2) Adjust the mounting head pressure to be 1 to 3N of static weight.						
<ol> <li>To minimize the impact energy from mounting head, it is important to p support from the bottom side of the P.C.board.</li> <li>See following examples.</li> </ol>								
		Recommended						
		Single sided mounting	Crack	Support pin				
		Double-sides mounting	Solder peeling Crack	Support pin				
		to cause crack. P provide sufficient	ing jaw is worn out, it may give me Please control the close up dimens preventive maintenance and repla	ion of the centering jaw and				
	N	4-2. Amount of adh	esive	<del>*</del>				



Example: CGB4 (CC0805)

а	0.2mm min.
b	70 - 100μm
С	Do not touch the solder land

No.	Process		Co	ondition			
5	Soldering	5-1. Flux selection Although highly-activat activity may also degradegradation, it is recommended to Strong flux is not recommended to Strong flux is not recommended to Strong flux must be a subject of the subject of the strong flux must be a subject of the strong flux	de the insulation nmended following o use a mildly accommended. The avoided Plead lux is used, enoughering profile by vering	n of the chip cang.  ctivated rosin for the se provide property washing is the various method	pacitors. To avoid lux (less than 0 per amount of flucessary.  See Reflow solde Source Preheating	oid such .1wt% chlorine). lux.	
		Over 60 sec.	Over 60 sec.	Ove	r 60 sec.	Tomp time	
		Peak Tem Manual S			Peak	Temp time	
		(Solder iron)  APPLICATION As for CGB3 (CC0603), CGB4 (CC0805)					
	~ <b>1</b>	300 ΔT ΔT Preheating		and, a solder	pplied to wave sold ing. CGB2 (CC0402), a		
<b>.</b> 1	$M_{A}$		3sec. (As short a	s possible)			
		5-3. Recommended sold	ering peak temp	and peak tem	p duration		
		Temp./Duration	Wave so	oldering	Reflow so	oldering	
		Solder	Peak temp(°C)	Duration(sec.)	Peak temp(°C)	Duration(sec.)	
		Sn-Pb Solder	250 max.	3 max.	230 max.	20 max.	
		Lead Free Solder	260 max.	5 max.	260 max.	10 max.	
		Recommended solde Sn-37Pb (Sn-Pb sol Sn-3.0Ag-0.5Cu (Le	der)				

No.	Process			Cond	ition	
5	Soldering	5-4. Avo	iding thermal shoc	k		
		1) Preh	neating condition			
			Soldering		Туре	Temp. (°C)
			Wave soldering	CGB3(CC0603), (	CGB4(CC0805)	ΔT ≤ 150
			Reflow soldering	CGB2(CC0402), ( CGB4(CC0805)	CGB3(CC0603),	ΔT ≤ 150
			Manual soldering	CGB2(CC0402), ( CGB4(CC0805)	CGB3(CC0603),	ΔT ≤ 150
		Nati clea	oling condition ural cooling using a uning, the temperat ount of solder		•	dipped into a solvent for n 100°C.
		E to	Excessive solder	es and it may resu	ult in chip cracking pard.	n chip capacitors when g. In sufficient solder may
		Exc sol	der			he <mark>r t</mark> ensil <mark>e</mark> force in capacitors to cause ck
		Ade	equate		Maximun Minimum	
	NIA.	Ins sol	ufficient der		cau chip	v robustness may se contact failure or capacitors come off P.C.board.
		1) Sele Tip lan- hea Ple tim	d size. The higher at shock may cause ase make sure the	ng iron tip Ider iron varies by the tip temperatur e a crack in the ch tip temp. before s th following recon	e, the quicker the lip capacitors. soldering and keep nmended condition	d material and solder operation. However, o the peak temp and n. (Please preheat the nal shock.)
		Re	ecommended solde	·		<u> </u>
			Temp. (°C)	Duration (sec.)	Wattage (W)	Shape (mm)
			300 max.	3 max.	20 max.	Ø 3.0 max.

No.	Process	Condition
5	Soldering	<ol> <li>Direct contact of the soldering iron with ceramic dielectric of chip capacitors may cause crack. Do not touch the ceramic dielectric and the terminations by solder iron.</li> <li>5-7. Sn-Zn solder         Sn-Zn solder affects product reliability.         Please contact TDK in advance when utilize Sn-Zn solder.</li> <li>5-8. Countermeasure for tombstone         The misalignment between the mounted positions of the capacitors and the land patterns should be minimized. The tombstone phenomenon may occur especially the capacitors are mounted (in longitudinal direction) in the same direction of the reflow soldering.         (Refer to JEITA RCR-2335B Annex 1 (Informative) Recommendations to prevent the</li> </ol>
		tombstone phenomenon)
6	Cleaning	If an unsuitable cleaning fluid is used, flux residue or some foreign articles may stick to chip capacitors surface to deteriorate especially the insulation resistance.
		2) If cleaning condition is not suitable, it may damage the chip capacitors.
		<ul><li>2)-1. Insufficient washing</li><li>(1) Terminal electrodes may corrode by Halogen in the flux.</li></ul>
		(2) Halogen in the flux may adhere on the surface of capacitors, and lower the insulation resistance.
		(3) Water soluble flux has higher tendency to have above mentioned problems (1) and (2).
		2)-2. Excessive washing
	. 1	When ultrasonic cleaning is used, excessively high ultrasonic energy output
	NIN	can affect the connection between the ceramic chip capacitor's body and the terminal electrode. To avoid this, following is the recommended condition.
Al	11.4	Power : 20 W/ ℓ max.
		Frequency : 40 kHz max.
		Washing time : 5 minutes max.
		<ol><li>If the cleaning fluid is contaminated, density of Halogen increases, and it may bring the same result as insufficient cleaning.</li></ol>

No.	Process	Condition						
7	Coating and molding of the	1) When the P.C.board is coated, please verify t	he quality influence on the product.					
	P.C.board	, , , , , , , , , , , , , , , , , , , ,						
		emission during curing which may damage th	e chip capacitors.					
		3) Please verify the curing temperature.						
8	Handling after chip mounted Caution	Please pay attention not to bend or distort the otherwise the chip capacitors may crack.	e P.C.board after soldering in handling					
		Bend	Twist					
		2) When functional check of the P.C.board is pe						
		to be adjusted higher for fear of loose contact and bend the P.C.board, it may crack the chi						
		off. Please adjust the check pins not to bend						
		Item Not recommended	Recommended					
	1	Termination peeling	Support pin					
	$\sim N  V $	Board bending						
	114	Check pin	Check pin					
			<u>L</u>					

	Process	Condition
9	Handling of loose chip capacitors	If dropped the chip capacitors may crack. Once dropped do not use it. Especially, the large case sized chip capacitors are tendency to have cracks easily, so please handle with care.
		Crack
		Piling the P.C.board after mounting for storage or handling, the corner of the P.C. board may hit the chip capacitors of another board to cause crack.
		Crack P.C.board
10	Capacitance aging	The capacitors (Class 2) have aging in the capacitance. They may not be used in precision time constant circuit. In case of the time constant circuit, the evaluation should be done well.
11	Estimated life and estimated failure rate of capacitors	As per the estimated life and the estimated failure rate depend on the temperature and the voltage. This can be calculated by the equation described in JEITA RCR-2335B Annex 6 (Informative) Calculation of the estimated lifetime and the estimated failure rate ( Voltage acceleration coefficient : 3 multiplication rule, Temperature acceleration coefficient : 10°C rule)  The failure rate can be decreased by reducing the temperature and the voltage but they will not be guaranteed.

No.	Process	Condition
12	Others  Caution	The products listed on this specification sheet are intended for use in general electronic equipment (AV equipment, telecommunications equipment, home appliances, amusement equipment, computer equipment, personal equipment, office equipment, measurement equipment, industrial robots) and automotive application under a normal operation and use condition.
		The products are not designed or warranted to meet the requirements of the applications listed below, whose performance and/or quality require a more stringent level of safety or reliability, or whose failure, malfunction or trouble could cause serious damage to society, person or property. Please understand that we are not responsible for any damage or liability caused by use of the products in any of the applications below or for any other use exceeding the range or conditions set forth in this specification sheet. If you intend to use the products in the applications listed below or if you have special requirements exceeding the range or conditions set forth in this specification, please contact us.
		(1) Aerospace/Aviation equipment (2) Transportation equipment (electric trains, ships, etc. except automotive application) (3) Medical equipment (4) Power-generation control equipment (5) Atomic energy-related equipment (6) Seabed equipment (7) Transportation control equipment (8) Public information-processing equipment (9) Military equipment (10) Electric heating apparatus, burning equipment (11) Disaster prevention/crime prevention equipment (12) Safety equipment (13) Other applications that are not considered general-purpose applications
		When designing your equipment even for general-purpose applications, you are kindly requested to take into consideration securing protection circuit/device or providing backup circuits in your equipment.

# 11. Packaging label

Packaging shall be done to protect the components from the damage during transportation and storing, and a label which has the following information shall be attached.

- 1) Inspection No.
- 2) TDK P/N
- 3) Customer's P/N
- 4) Quantity

\*Composition of Inspection No.

Example 
$$\underline{M}$$
  $\underline{2}$   $\underline{A}$  -  $\underline{OO}$  -  $\underline{OOO}$  (a) (b) (c) (d) (e)

- a) Line code
- b) Last digit of the year
- c) Month and A for January and B for February and so on. (Skip I)
- d) Inspection Date of the month.
- e) Serial No. of the day

# 12. Bulk packaging quantity

Total number of components in a plastic bag for bulk packaging : 1,000pcs. As for CGB2 type, not available for bulk packaging.


## 13. TAPE PACKAGING SPECIFICATION

### 1. CONSTRUCTION AND DIMENSION OF TAPING

# 1-1. Dimensions of carrier tape

Dimensions of paper tape shall be according to Appendix 3, 4.

## 1-2. Bulk part and leader of taping




### 1-3. Dimensions of reel

Dimensions of Ø178 reel shall be according to Appendix 5.

Dimensions of Ø330 reel shall be according to Appendix 6.

# 1-4. Structure of taping




### 2. CHIP QUANTITY

Typo	Taping	Chip quantity (pcs.)		
Type	Material	φ178mm reel	φ330mm reel	
CGB2	paper	10,000	50,000	
CGB3	paper	4,000	10,000	
CGB4	paper	4,000	10,000	

### 3. PERFORMANCE SPECIFICATIONS

3-1. Fixing peeling strength (top tape) 0.05-0.7N. (See the following figure.)




- 3-2. Carrier tape shall be flexible enough to be wound around a minimum radius of 30mm with components in tape.
- 3-3. The missing of components shall be less than 0.1%
- 3-4. Components shall not stick to fixing tape.
- 3-5. The fixing tapes shall not protrude beyond the edges of the carrier tape not shall cover the sprocket holes.



# **Appendix 3**

# Paper Tape




(Unit: mm)

Symbol Type	А	В	С	D	E	F
CGB2 (CC0402)	( 0.65 )	(1.15)	8.00 ± 0.30	$3.50 \pm 0.05$	1.75 ± 0.10	2.00 ± 0.05
Symbol Type	G	Н	J	Т		
CGB2 (CC0402)	2.00 ± 0.05	4.00 ± 0.10	Ø 1.5 <sup>+0.10</sup> <sub>0</sub>	( 0.60 )		

<sup>\*</sup> The values in the parentheses ( ) are for reference.

# **Appendix 4**




						(01111111111111111111111111111111111111
Symbol Type	Α	В	С	D	E	F
CGB3 (CC0603)	(1.10)	(1.90)	8.00 ± 0.30	3.50 ± 0.05	1.75 ± 0.10	4.00 ± 0.10
CGB4 (CC0805)	(1.50)	(2.30)	0.00 ± 0.00	3.50 ± 0.05	1.75 ± 0.10	4.00 ± 0.10
Symbol Type	G	Н	J	Т		
CGB3 (CC0603)	2.00 ± 0.05	4.00 ± 0.10	Ø 1.5 +0.10	1.10 max.		
CGB4 (CC0805)	2.00 £ 0.05	4.00 £ 0.10	0	1.10 IIIax.		

<sup>\*</sup> The values in the parentheses ( ) are for reference.

# **Appendix 5**

(Material : Polystyrene)




(Unit: mm)

Symbol	Α	В	С	D	E	W <sub>1</sub>
Dimension	Ø178 ± 2.0	Ø60 ± 2.0	Ø13 ± 0.5	Ø21 ± 0.8	$2.0 \pm 0.5$	9.0 ± 0.3

Symbol	$W_2$	r
Dimension	13.0 ± 1.4	1.0

# Appendix 6

(Material : Polystyrene)



(Unit:mm)

Symbol	Α	В	С	D	E	W
Dimension	Ø382 max. (Nominal Ø330)	Ø50 min.	Ø13 ± 0.5	Ø21 ± 0.8	2.0 ± 0.5	10.0 ± 1.5

Symbol	t	r
Dimension	2.0 ± 0.5	1.0